SIGNAL INTEGRITY ANALYSIS
Altium Designer & Mentor Graphics Hyperlynx are used to address Signal Integrity issues early in the design cycle to eliminate costly overdesign & re-spins.
Increasingly fast edge rates cause detrimental high-speed effects, even in PCB designs running at low operating frequencies.
Pre Layout to create design strategies, PCB stackups, constraint routing, clock optimisation, critical signal topologies and termination selection.
Post Layout allows Signal Integrity Analysis at three important stages, following part placement, after critical net routing and after detailed routing of an entire board.
Hyperlynx supports designs from Altium Designer, Mentor Graphics Expedition & PADS, Cadence Allgro & Orcad, Protel, PCAD Intercept Pantheon, Zuken Cadstar, Visula and CR3000/5000 PWS.